MLchartDataset catalogue

Patent · US6938505B2 · B2 · US

Chamber wafer detection

(11) Publication number
US6938505B2
(21) Application number
US-21750802-A
(22) Filing date
2002-08-13
(30) Priority date
2002-08-13
(43) Publication date
2005-09-06
(45) Date of grant
2005-09-06
(52) CPC
  • H10P Generic processes or apparatus for the manufacture or treatment of devices covered by class H10: 72/7612, 72/0606, 72/0616
  • Y10S Technical subjects covered by former uspc cross-reference art collections [xracs] and digests: 414/135
(73) Assignee
TAIWAN SEMICONDUCTOR MFG
(54) Title
Chamber wafer detection
(57) Abstract

An apparatus and method for detecting in chamber wafer position and process status are disclosed. A chamber includes a processing pedestal and plurality of lift pins. Each lift pin has an associated load cell for measuring the load exerted by the wafer on the lift pins. Mispositioned wafers or broken wafers will result in load measurements outside of expected ranges. Position of the wafer may be determined from the load distribution sensed on the lift pins.

Full text
View on Google Patents

Claims (4)

  1. Method of detecting a position status of a wafer in a wafer chamber, said chamber including a plurality of lift pins for supporting the wafer, the method comprising the steps: sensing respective loads exerted by the wafer upon each of the plurality of lift pins, wherein the plurality of pins numbers three distributed at the apexes of an equilateral triangle; and determining from said respective loads a position status of the wafer wherein said step of determining the position status of the wafer includes the step of determining whether the wafer is acceptably positioned, wherein the wafer is determined to be unacceptably positioned when the respective loads exerted by the water upon each of the plurality of lift pins are not substantially equivalent, and determining the location of the wafer by performing the step of calculating the location of the wafer from the distribution of the respective loads exerted by the wafer upon each of the plurality of lift pins, wherein the location of the wafer is defined by a coordinate pair location (x,y) of the wafer geometric center on a Cartesian coordinate system wherein a first one of the three pins corresponds to the coordinate system origin, a line internecting the origin and a second one of the three pins corresponds to an X-axis of the coordinate system, a line intersecting the origin perpendicular to the X-axis corresponds to the Y-axis of the coordinate system, wherein x = M 1 × 0.5 ⁢ t + M 3 × t M 1 + M 2 + M 3 y = (3 / 2) × t × M 1 M 1 + M 2 + M 3 t-an equivalent distance from any one of the three lift pins to the other two lift pins, M1-load at a third one of the three pins, M2-load at the first one of the three pins, and M3-load at the second one of the three pins.
  2. The method as claimed in claim 1 wherein said step of sensing respective loads includes sensing said respective loads with piezoelectric load cells.
  3. The method as claimed in claim 1 wherein said step of determining the position status of the wafer includes determining whether the wafer is acceptably positioned.
  4. The method as claimed in claim 3 wherein the wafer is determined to be unacceptably positioned when at least one of the respective loads exerted by the wafer upon the corresponding one of the plurality of predetermined load substantially equivalent to a respective predetermined load.

Citations (5)

  • JP2000156400A
  • JPH11195694A
  • US2002114684A1
  • US5946184A
  • US6499367B1
Record as JSON
{
  "publication_number": "US6938505B2",
  "country": "US",
  "kind": "B2",
  "title": "Chamber wafer detection",
  "abstract": "An apparatus and method for detecting in chamber wafer position and process status are disclosed. A chamber includes a processing pedestal and plurality of lift pins. Each lift pin has an associated load cell for measuring the load exerted by the wafer on the lift pins. Mispositioned wafers or broken wafers will result in load measurements outside of expected ranges. Position of the wafer may be determined from the load distribution sensed on the lift pins.",
  "claims": [
    "1. Method of detecting a position status of a wafer in a wafer chamber, said chamber including a plurality of lift pins for supporting the wafer, the method comprising the steps: sensing respective loads exerted by the wafer upon each of the plurality of lift pins, wherein the plurality of pins numbers three distributed at the apexes of an equilateral triangle; and determining from said respective loads a position status of the wafer wherein said step of determining the position status of the wafer includes the step of determining whether the wafer is acceptably positioned, wherein the wafer is determined to be unacceptably positioned when the respective loads exerted by the water upon each of the plurality of lift pins are not substantially equivalent, and determining the location of the wafer by performing the step of calculating the location of the wafer from the distribution of the respective loads exerted by the wafer upon each of the plurality of lift pins, wherein the location of the wafer is defined by a coordinate pair location (x,y) of the wafer geometric center on a Cartesian coordinate system wherein a first one of the three pins corresponds to the coordinate system origin, a line internecting the origin and a second one of the three pins corresponds to an X-axis of the coordinate system, a line intersecting the origin perpendicular to the X-axis corresponds to the Y-axis of the coordinate system, wherein x = M 1 × 0.5 ⁢ t + M 3 × t M 1 + M 2 + M 3 y = (3 / 2) × t × M 1 M 1 + M 2 + M 3 t-an equivalent distance from any one of the three lift pins to the other two lift pins, M1-load at a third one of the three pins, M2-load at the first one of the three pins, and M3-load at the second one of the three pins.",
    "2. The method as claimed in claim 1 wherein said step of sensing respective loads includes sensing said respective loads with piezoelectric load cells.",
    "3. The method as claimed in claim 1 wherein said step of determining the position status of the wafer includes determining whether the wafer is acceptably positioned.",
    "4. The method as claimed in claim 3 wherein the wafer is determined to be unacceptably positioned when at least one of the respective loads exerted by the wafer upon the corresponding one of the plurality of predetermined load substantially equivalent to a respective predetermined load."
  ],
  "cpc": [
    "H10P 72/7612",
    "H10P 72/0606",
    "H10P 72/0616",
    "Y10S 414/135"
  ],
  "assignees": [
    "TAIWAN SEMICONDUCTOR MFG"
  ],
  "filing_date": "2002-08-13",
  "publication_date": "2005-09-06",
  "grant_date": "2005-09-06",
  "priority_date": "2002-08-13",
  "application_number": "US-21750802-A",
  "family_id": "31714383",
  "citations": [
    "JP2000156400A",
    "JPH11195694A",
    "US2002114684A1",
    "US5946184A",
    "US6499367B1"
  ]
}

Record 2,748 of 5,000 in Patents full text (MLC-0201). Request the full dataset.