Patent · US10616669B2 · B2 · US
Dynamic memory for compute resources in a data center
- (11) Publication number
- US10616669B2
- (21) Application number
- 15/476,915
- (22) Filing date
- 2017-03-31
- (30) Priority date
- 2016-07-22
- (43) Publication date
- 2020-04-07
- (45) Date of grant
- 2020-04-07
- (51) IPC
- B25J 15/00; B65G 1/04; G02B 6/38; G02B 6/42; G02B 6/44; G05D 23/19; G05D 23/20; G06F 1/18; G06F 11/14; G06F 11/34; G06F 12/0862; G06F 12/0893; G06F 12/10; G06F 12/109; G06F 12/14; G06F 13/16; G06F 13/40; G06F 13/42; G06F 15/80; G06F 16/901; G06F 3/06; G06F 8/65; G06F 9/30; G06F 9/38; G06F 9/4401; G06F 9/50; G06F 9/54; G06Q 10/00; G06Q 10/06; G06Q 10/08; G06Q 50/04; G07C 5/00; G08C 17/02; G11C 11/56; G11C 14/00; G11C 5/02; G11C 5/06; G11C 7/10; H03M 7/30; H03M 7/40; H04B 10/25; H04L 12/24; H04L 12/26; H04L 12/28; H04L 12/751; H04L 12/781; H04L 12/811; H04L 12/851; H04L 12/911; H04L 12/919; H04L 12/927; H04L 12/931; H04L 12/933; H04L 12/939; H04L 12/947; H04L 29/06; H04L 29/08; H04L 29/12; H04L 9/06; H04L 9/14; H04L 9/32; H04Q 1/04; H04Q 11/00; H04W 4/02; H04W 4/80; H05K 1/02; H05K 1/18; H05K 13/04; H05K 5/02; H05K 7/14; H05K 7/20
- (52) CPC
- G06F Electric digital data processing: 3/061, 1/183, 1/20, 11/141, 11/3414, 12/0862, 12/0893, 12/10, 12/109, 12/1408, 13/161, 13/1668, 13/1694, 13/385, 13/4022, 13/4068, 13/409, 13/42, 13/4282, 15/161, 15/8061, 16/1748, 16/9014, 2209/483, 2209/5019, 2209/5022, 2212/1008, 2212/1024, 2212/1041, 2212/1044, 2212/152, 2212/202, 2212/401, 2212/402, 2212/7207, 3/0611, 3/0613, 3/0616, 3/0619, 3/0625, 3/0631, 3/0638, 3/064, 3/0647, 3/065, 3/0653, 3/0655, 3/0658, 3/0659, 3/0664, 3/0665, 3/067, 3/0673, 3/0679, 3/0683, 3/0688, 3/0689, 8/65, 9/30036, 9/3887, 9/4401, 9/4881, 9/5016, 9/5027, 9/5044, 9/505, 9/5072, 9/5077, 9/544
- B25J Manipulators; chambers provided with manipulation devices: 15/0014
- B65G Transport or storage devices, e.g. conveyors for loading or tipping, shop conveyor systems or pneumatic tube conveyors: 1/0492
- G02B Optical elements, systems or apparatus: 6/3882, 6/3893, 6/3897, 6/4292, 6/4452
- G05D Systems for controlling or regulating non-electric variables: 23/1921, 23/2039
- G06Q Information and communication technology [ICT] specially adapted for administrative, commercial, financial, managerial or supervisory purposes; systems or methods specially adapted for administrative, commercial, financial, managerial or supervisory purposes, not otherwise provided for: 10/06, 10/06314, 10/087, 10/20, 50/04
- G07C Time or attendance registers; registering or indicating the working of machines; generating random numbers; voting or lottery apparatus; arrangements, systems or apparatus for checking not provided for elsewhere: 5/008
- G08C Transmission systems for measured values, control or similar signals: 17/02, 2200/00
- G11C Static stores: 11/56, 14/0009, 5/02, 5/06, 7/1072
- H03M Coding; decoding; code conversion in general: 7/30, 7/3084, 7/3086, 7/40, 7/4031, 7/4056, 7/4081, 7/6005, 7/6023
- H04B Transmission: 10/25, 10/2504, 10/25891
- H04J Multiplex communication: 14/00
- H04L Transmission of digital information, e.g. telegraphic communication: 12/2809, 29/12009, 41/024, 41/046, 41/0813, 41/082, 41/0896, 41/12, 41/145, 41/147, 41/149, 41/40, 41/5019, 43/065, 43/08, 43/0817, 43/0876, 43/0894, 43/16, 45/02, 45/52, 47/24, 47/38, 47/765, 47/782, 47/805, 47/82, 47/823, 47/83, 49/00, 49/15, 49/25, 49/35, 49/357, 49/45, 49/555, 61/00, 67/02, 67/10, 67/1004, 67/1008, 67/1012, 67/1014, 67/1029, 67/1034, 67/1097, 67/12, 67/16, 67/306, 67/34, 67/51, 69/04, 69/18, 69/329, 9/0643, 9/14, 9/3247, 9/3263
- H04Q Selecting: 1/04, 1/09, 11/00, 11/0003, 11/0005, 11/0062, 11/0071, 2011/0037, 2011/0041, 2011/0052, 2011/0073, 2011/0079, 2011/0086, 2213/13523, 2213/13527
- H04W Wireless communication networks: 4/023, 4/80
- H05K Printed circuits; casings or constructional details of electric apparatus; manufacture of assemblages of electrical components: 1/0203, 1/181, 13/0486, 2201/066, 2201/10121, 2201/10159, 2201/10189, 5/0204, 7/1418, 7/1421, 7/1422, 7/1442, 7/1447, 7/1461, 7/1485, 7/1487, 7/1489, 7/1491, 7/1492, 7/1498, 7/2039, 7/20709, 7/20727, 7/20736, 7/20745, 7/20836
- Y02D Climate change mitigation technologies in information and communication technologies [ICT], i.e. information and communication technologies aiming at the reduction of their own energy use: 10/00, 10/14, 10/151
- Y02P Climate change mitigation technologies in the production or processing of goods: 90/30
- Y04S Systems integrating technologies related to power network operation, communication or information technologies for improving the electrical power generation, transmission, distribution, management or usage, i.e. smart grids: 10/50, 10/52, 10/54
- Y10S Technical subjects covered by former uspc cross-reference art collections [xracs] and digests: 901/01, 901/30
- (73) Assignee
- Intel Corp
- (72) Inventors
- Mohan J. Kumar; Murugasamy K. Nachimuthu
- (54) Title
- Dynamic memory for compute resources in a data center
- (57) Abstract
Examples may include sleds for a rack in a data center including physical compute resources and memory for the physical compute resources. The memory can be disaggregated, or organized into first level and second level memory. A first sled can comprise the physical compute resources and a first set of physical memory resources while a second sled can comprise a second set of physical memory resources. The first set of physical memory resources can be coupled to the physical compute resources via a local interface while the second set of physical memory resources can be coupled to the physical compute resources via a fabric.
- Full text
- View on Google Patents
Claims (24)
- A system for a data center comprising: a rack comprising a plurality of sled spaces; at least two or more compute sleds coupled to the rack via at least two or more of the plurality of sled spaces, each of the two or more compute sleds comprising: at least one physical compute resource; a set of physical first level memory resources coupled to the at least one physical compute resource; a first compute sled memory controller to couple the at least one physical compute resource to the set of physical first level memory resources; a second compute sled memory controller to couple the at least one physical compute resource to a portion of a set of physical second level memory resources; and a compute sled fabric interface to couple to a fabric; and a memory resource sled coupled to the rack via another one of the plurality of sled spaces different than the two or more of the plurality of sled spaces, the memory resource sled comprising: the set of physical second level memory resources; and a second level memory sled fabric interface to couple, to each of the at least one physical compute resources of the two or more compute sleds via the fabric and the compute sled fabric interfaces, a portion of the set of physical second level memory resources, the portion of the set of physical second level memory resources coupled to a first one of the at least two or more compute sleds different than the portion of the set of physical second level memory resources coupled to a second one of the at least two or more compute sleds.
- The system of claim 1, the sets of physical first level memory resources comprising volatile memory.
- The system of claim 2, the set of physical second level memory resources comprising byte-addressable write-in place nonvolatile memory.
- The system of claim 1, each of the at least one physical compute resources comprising a central processing unit, a field programmable gate array, a graphics processing unit, or an application specific integrated circuit.
- The system of claim 1, the at least one physical compute resource of each of the two or more compute sleds coupled to the set of physical first level memory resources via a local interface, the local interface a peripheral component interconnect express compliant standard interface.
- The system of claim 1, the fabric an optical fabric.
- The system of claim 1, comprising a virtual infrastructure management framework to dynamically allocate the portions of the physical second level memory resources to each of the two or more compute sleds.
- The system of claim 1, wherein the portion of the set of physical second level memory resources coupled to the first one of the at least two or more compute sleds to be dynamically adjusted based on a workload to be executed on the at least one physical compute resource of the first one of the at least two or more compute sleds.
- An apparatus for a compute resource sled of a data center, comprising: at least one physical compute resource; a set of physical first level memory resources coupled to the at least one physical compute resource; a first compute sled memory controller to couple the at least one physical compute resource to the set of physical first level memory resources; a fabric interface, the fabric interface to couple the at least one physical compute resource to a portion of a set of physical second level memory resources via a fabric, the set of physical second level memory resources to be shared between the compute resource sled and another compute resource sled of the data center; and a second compute sled memory controller to couple the at least one physical compute resource to the portion of the set of physical second level memory resources, the portion of the set of physical second level memory resources coupled to the compute resource sled of the data center different than the portion of the set of physical second level memory resources coupled to the other compute resource sled of the data center.
- The apparatus of claim 9, the first set of physical memory resources comprising volatile memory.
- The apparatus of claim 10, the second set of physical memory resources comprising three-dimensional (3D) cross-point memory.
- The apparatus of claim 9, the at least one physical compute resource comprising a central processing unit, a field programmable gate array, a graphics processing unit, or an application specific integrated circuit.
- The apparatus of claim 9, the at least one physical compute resource coupled to the set of physical first level memory resources via a local interface, the local interface a peripheral component interconnect express compliant standard interface.
- The apparatus of claim 9, the fabric an optical fabric.
- The apparatus of claim 9, wherein the portion of the set of physical second level memory resources coupled to the compute resource sled of the data center to be dynamically adjusted based on a workload to be executed on the at least one physical compute resource of the compute resource sled of the data center.
- A method comprising: allocating a first portion of a set of physical second level memory resources to a first one of a plurality of compute sleds; allocating a second portion of the set of physical second level memory resources, different than the first portion of the set of physical second level memory resources, to a second one of the plurality of compute sleds; coupling, via a fabric, at least one physical compute resource of the first one of the plurality of compute sleds to the first portion of the set of physical second level memory resources; and coupling, via the fabric, at least one physical compute resource of the second one of the plurality of compute sleds to the second portion of the set of physical second level memory resources, wherein each compute sled of the plurality of compute sleds comprise: a first compute sled memory controller to couple the at least one physical compute resource of the compute sled to a set of physical first level memory resources of the compute sled, a fabric interface to couple the at least one physical compute resource of the compute sled to the respective portion of the set of physical second level memory resources via the optical fabric, and a second compute sled memory controller to couple the at least one physical compute resource of the compute sled to the respective portion of the set of physical second level memory resources.
- The method of claim 16, the set of physical second level memory resources comprising three-dimensional (3D) cross-point memory.
- The method of claim 16, the at least one physical compute resource comprising a central processing unit, a field programmable gate array, a graphics processing unit, or an application specific integrated circuit.
- The method of claim 16, comprising: composing a first virtual compute platform from the at least one physical compute resource of the first compute sled and the first portion of the set of physical second level memory resources; and allocating the first portion of the set of physical second level memory resources to the first compute sled based on a workload to be executed by the first virtual compute platform.
- The method of claim 19, comprising: composing a second virtual compute platform from the at least one physical compute resource of the second compute sled and the second portion of the set of physical second level memory resources; and allocating the second portion of the set of physical second level memory resources to the second compute sled based on a workload to be executed by the second virtual compute platform.
- The method of claim 20, comprising adjusting the allocation of at least one of the first portion of the set of physical second level memory resources or the second portion of the set of physical second level memory resources.
- The method of claim 16, each of the first compute sled and the second compute sled comprising a set of physical first level memory resources, allocating the first portion of the set of physical second level memory resources to the first compute sled based on a quantity of the set of physical first level memory resources of the first compute sled and allocating the second portion of the set of physical second level memory resources to the second compute sled based on a quantity of the set of physical first level memory resources of the second compute sled.
- The method of claim 22, comprising allocating the portions of the set of physical second level memory resources to the first and the second compute sleds to achieve a ratio of the quantity to the sets of physical first level memory resources to a quantity of the portions of the set of physical second level memory resources.
- The method of claim 16, comprising dynamically adjusting the first portion of the set of physical second level memory resources based on a workload to be executed on the at least one physical compute resource of the first one of the plurality of compute sleds.
Description
This application claims priority to United States Provisional Patent Application entitled “Framework and Techniques for Pools of Configurable Computing Resources” filed on Nov. 29, 2016 and assigned Ser. No. 62/427,268; U.S. Provisional Patent Application entitled “Scalable System Framework Prime (SSFP) Omnibus Provisional II” filed on Aug. 18, 2016 and assigned Ser. No. 62/376,859; and United States Provisional Patent Application entitled “Framework and Techniques for Pools of Configurable Computing Resources” filed on Jul. 22, 2016 and assigned Ser. No. 62/365,969, each of which is hereby incorporated by reference in their entirety.
Embodiments described herein generally relate to data centers and particularly to memory resources within a data center.
Advancements in networking have enabled the rise in pools of physical resources. A pool of physical resources may be formed from a physical infrastructure including disaggregate physical resources, such as, for example, compute and storage resources found in large data centers. The physical infrastructure can include a number of computing systems having processors, memory, storage, networking, power, cooling, etc. Management entities of these data centers can aggregate a selection of the physical resources to form servers and/or physical computing hosts. These hosts can subsequently be allocated to execute system software (e.g., operating systems (OSs), virtual machine managers (VMMs), or the like) and host containers, virtual machines (VMs), and/or applications.
Citations (11)
- US20030004925A1
- US20090204718A1
- US8082400B1
- US20130166820A1
- US20150334867A1
- US20150089100A1
- US20150254088A1
- US20160006808A1
- US20160080482A1
- US20180025315A1
- US20170257970A1
Record as JSON
{
"publication_number": "US10616669B2",
"country": "US",
"kind": "B2",
"title": "Dynamic memory for compute resources in a data center",
"abstract": "Examples may include sleds for a rack in a data center including physical compute resources and memory for the physical compute resources. The memory can be disaggregated, or organized into first level and second level memory. A first sled can comprise the physical compute resources and a first set of physical memory resources while a second sled can comprise a second set of physical memory resources. The first set of physical memory resources can be coupled to the physical compute resources via a local interface while the second set of physical memory resources can be coupled to the physical compute resources via a fabric.",
"claims": [
"1. A system for a data center comprising: a rack comprising a plurality of sled spaces; at least two or more compute sleds coupled to the rack via at least two or more of the plurality of sled spaces, each of the two or more compute sleds comprising: at least one physical compute resource; a set of physical first level memory resources coupled to the at least one physical compute resource; a first compute sled memory controller to couple the at least one physical compute resource to the set of physical first level memory resources; a second compute sled memory controller to couple the at least one physical compute resource to a portion of a set of physical second level memory resources; and a compute sled fabric interface to couple to a fabric; and a memory resource sled coupled to the rack via another one of the plurality of sled spaces different than the two or more of the plurality of sled spaces, the memory resource sled comprising: the set of physical second level memory resources; and a second level memory sled fabric interface to couple, to each of the at least one physical compute resources of the two or more compute sleds via the fabric and the compute sled fabric interfaces, a portion of the set of physical second level memory resources, the portion of the set of physical second level memory resources coupled to a first one of the at least two or more compute sleds different than the portion of the set of physical second level memory resources coupled to a second one of the at least two or more compute sleds.",
"2. The system of claim 1, the sets of physical first level memory resources comprising volatile memory.",
"3. The system of claim 2, the set of physical second level memory resources comprising byte-addressable write-in place nonvolatile memory.",
"4. The system of claim 1, each of the at least one physical compute resources comprising a central processing unit, a field programmable gate array, a graphics processing unit, or an application specific integrated circuit.",
"5. The system of claim 1, the at least one physical compute resource of each of the two or more compute sleds coupled to the set of physical first level memory resources via a local interface, the local interface a peripheral component interconnect express compliant standard interface.",
"6. The system of claim 1, the fabric an optical fabric.",
"7. The system of claim 1, comprising a virtual infrastructure management framework to dynamically allocate the portions of the physical second level memory resources to each of the two or more compute sleds.",
"8. The system of claim 1, wherein the portion of the set of physical second level memory resources coupled to the first one of the at least two or more compute sleds to be dynamically adjusted based on a workload to be executed on the at least one physical compute resource of the first one of the at least two or more compute sleds.",
"9. An apparatus for a compute resource sled of a data center, comprising: at least one physical compute resource; a set of physical first level memory resources coupled to the at least one physical compute resource; a first compute sled memory controller to couple the at least one physical compute resource to the set of physical first level memory resources; a fabric interface, the fabric interface to couple the at least one physical compute resource to a portion of a set of physical second level memory resources via a fabric, the set of physical second level memory resources to be shared between the compute resource sled and another compute resource sled of the data center; and a second compute sled memory controller to couple the at least one physical compute resource to the portion of the set of physical second level memory resources, the portion of the set of physical second level memory resources coupled to the compute resource sled of the data center different than the portion of the set of physical second level memory resources coupled to the other compute resource sled of the data center.",
"10. The apparatus of claim 9, the first set of physical memory resources comprising volatile memory.",
"11. The apparatus of claim 10, the second set of physical memory resources comprising three-dimensional (3D) cross-point memory.",
"12. The apparatus of claim 9, the at least one physical compute resource comprising a central processing unit, a field programmable gate array, a graphics processing unit, or an application specific integrated circuit.",
"13. The apparatus of claim 9, the at least one physical compute resource coupled to the set of physical first level memory resources via a local interface, the local interface a peripheral component interconnect express compliant standard interface.",
"14. The apparatus of claim 9, the fabric an optical fabric.",
"15. The apparatus of claim 9, wherein the portion of the set of physical second level memory resources coupled to the compute resource sled of the data center to be dynamically adjusted based on a workload to be executed on the at least one physical compute resource of the compute resource sled of the data center.",
"16. A method comprising: allocating a first portion of a set of physical second level memory resources to a first one of a plurality of compute sleds; allocating a second portion of the set of physical second level memory resources, different than the first portion of the set of physical second level memory resources, to a second one of the plurality of compute sleds; coupling, via a fabric, at least one physical compute resource of the first one of the plurality of compute sleds to the first portion of the set of physical second level memory resources; and coupling, via the fabric, at least one physical compute resource of the second one of the plurality of compute sleds to the second portion of the set of physical second level memory resources, wherein each compute sled of the plurality of compute sleds comprise: a first compute sled memory controller to couple the at least one physical compute resource of the compute sled to a set of physical first level memory resources of the compute sled, a fabric interface to couple the at least one physical compute resource of the compute sled to the respective portion of the set of physical second level memory resources via the optical fabric, and a second compute sled memory controller to couple the at least one physical compute resource of the compute sled to the respective portion of the set of physical second level memory resources.",
"17. The method of claim 16, the set of physical second level memory resources comprising three-dimensional (3D) cross-point memory.",
"18. The method of claim 16, the at least one physical compute resource comprising a central processing unit, a field programmable gate array, a graphics processing unit, or an application specific integrated circuit.",
"19. The method of claim 16, comprising: composing a first virtual compute platform from the at least one physical compute resource of the first compute sled and the first portion of the set of physical second level memory resources; and allocating the first portion of the set of physical second level memory resources to the first compute sled based on a workload to be executed by the first virtual compute platform.",
"20. The method of claim 19, comprising: composing a second virtual compute platform from the at least one physical compute resource of the second compute sled and the second portion of the set of physical second level memory resources; and allocating the second portion of the set of physical second level memory resources to the second compute sled based on a workload to be executed by the second virtual compute platform.",
"21. The method of claim 20, comprising adjusting the allocation of at least one of the first portion of the set of physical second level memory resources or the second portion of the set of physical second level memory resources.",
"22. The method of claim 16, each of the first compute sled and the second compute sled comprising a set of physical first level memory resources, allocating the first portion of the set of physical second level memory resources to the first compute sled based on a quantity of the set of physical first level memory resources of the first compute sled and allocating the second portion of the set of physical second level memory resources to the second compute sled based on a quantity of the set of physical first level memory resources of the second compute sled.",
"23. The method of claim 22, comprising allocating the portions of the set of physical second level memory resources to the first and the second compute sleds to achieve a ratio of the quantity to the sets of physical first level memory resources to a quantity of the portions of the set of physical second level memory resources.",
"24. The method of claim 16, comprising dynamically adjusting the first portion of the set of physical second level memory resources based on a workload to be executed on the at least one physical compute resource of the first one of the plurality of compute sleds."
],
"description_excerpt": "This application claims priority to United States Provisional Patent Application entitled “Framework and Techniques for Pools of Configurable Computing Resources” filed on Nov. 29, 2016 and assigned Ser. No. 62/427,268; U.S. Provisional Patent Application entitled “Scalable System Framework Prime (SSFP) Omnibus Provisional II” filed on Aug. 18, 2016 and assigned Ser. No. 62/376,859; and United States Provisional Patent Application entitled “Framework and Techniques for Pools of Configurable Computing Resources” filed on Jul. 22, 2016 and assigned Ser. No. 62/365,969, each of which is hereby incorporated by reference in their entirety.\n\nEmbodiments described herein generally relate to data centers and particularly to memory resources within a data center.\n\nAdvancements in networking have enabled the rise in pools of physical resources. A pool of physical resources may be formed from a physical infrastructure including disaggregate physical resources, such as, for example, compute and storage resources found in large data centers. The physical infrastructure can include a number of computing systems having processors, memory, storage, networking, power, cooling, etc. Management entities of these data centers can aggregate a selection of the physical resources to form servers and/or physical computing hosts. These hosts can subsequently be allocated to execute system software (e.g., operating systems (OSs), virtual machine managers (VMMs), or the like) and host containers, virtual machines (VMs), and/or applications.",
"cpc": [
"G06F 3/061",
"B25J 15/0014",
"B65G 1/0492",
"G02B 6/3882",
"G02B 6/3893",
"G02B 6/3897",
"G02B 6/4292",
"G02B 6/4452",
"G05D 23/1921",
"G05D 23/2039",
"G06F 1/183",
"G06F 1/20",
"G06F 11/141",
"G06F 11/3414",
"G06F 12/0862",
"G06F 12/0893",
"G06F 12/10",
"G06F 12/109",
"G06F 12/1408",
"G06F 13/161",
"G06F 13/1668",
"G06F 13/1694",
"G06F 13/385",
"G06F 13/4022",
"G06F 13/4068",
"G06F 13/409",
"G06F 13/42",
"G06F 13/4282",
"G06F 15/161",
"G06F 15/8061",
"G06F 16/1748",
"G06F 16/9014",
"G06F 2209/483",
"G06F 2209/5019",
"G06F 2209/5022",
"G06F 2212/1008",
"G06F 2212/1024",
"G06F 2212/1041",
"G06F 2212/1044",
"G06F 2212/152",
"G06F 2212/202",
"G06F 2212/401",
"G06F 2212/402",
"G06F 2212/7207",
"G06F 3/0611",
"G06F 3/0613",
"G06F 3/0616",
"G06F 3/0619",
"G06F 3/0625",
"G06F 3/0631",
"G06F 3/0638",
"G06F 3/064",
"G06F 3/0647",
"G06F 3/065",
"G06F 3/0653",
"G06F 3/0655",
"G06F 3/0658",
"G06F 3/0659",
"G06F 3/0664",
"G06F 3/0665",
"G06F 3/067",
"G06F 3/0673",
"G06F 3/0679",
"G06F 3/0683",
"G06F 3/0688",
"G06F 3/0689",
"G06F 8/65",
"G06F 9/30036",
"G06F 9/3887",
"G06F 9/4401",
"G06F 9/4881",
"G06F 9/5016",
"G06F 9/5027",
"G06F 9/5044",
"G06F 9/505",
"G06F 9/5072",
"G06F 9/5077",
"G06F 9/544",
"G06Q 10/06",
"G06Q 10/06314",
"G06Q 10/087",
"G06Q 10/20",
"G06Q 50/04",
"G07C 5/008",
"G08C 17/02",
"G08C 2200/00",
"G11C 11/56",
"G11C 14/0009",
"G11C 5/02",
"G11C 5/06",
"G11C 7/1072",
"H03M 7/30",
"H03M 7/3084",
"H03M 7/3086",
"H03M 7/40",
"H03M 7/4031",
"H03M 7/4056",
"H03M 7/4081",
"H03M 7/6005",
"H03M 7/6023",
"H04B 10/25",
"H04B 10/2504",
"H04B 10/25891",
"H04J 14/00",
"H04L 12/2809",
"H04L 29/12009",
"H04L 41/024",
"H04L 41/046",
"H04L 41/0813",
"H04L 41/082",
"H04L 41/0896",
"H04L 41/12",
"H04L 41/145",
"H04L 41/147",
"H04L 41/149",
"H04L 41/40",
"H04L 41/5019",
"H04L 43/065",
"H04L 43/08",
"H04L 43/0817",
"H04L 43/0876",
"H04L 43/0894",
"H04L 43/16",
"H04L 45/02",
"H04L 45/52",
"H04L 47/24",
"H04L 47/38",
"H04L 47/765",
"H04L 47/782",
"H04L 47/805",
"H04L 47/82",
"H04L 47/823",
"H04L 47/83",
"H04L 49/00",
"H04L 49/15",
"H04L 49/25",
"H04L 49/35",
"H04L 49/357",
"H04L 49/45",
"H04L 49/555",
"H04L 61/00",
"H04L 67/02",
"H04L 67/10",
"H04L 67/1004",
"H04L 67/1008",
"H04L 67/1012",
"H04L 67/1014",
"H04L 67/1029",
"H04L 67/1034",
"H04L 67/1097",
"H04L 67/12",
"H04L 67/16",
"H04L 67/306",
"H04L 67/34",
"H04L 67/51",
"H04L 69/04",
"H04L 69/18",
"H04L 69/329",
"H04L 9/0643",
"H04L 9/14",
"H04L 9/3247",
"H04L 9/3263",
"H04Q 1/04",
"H04Q 1/09",
"H04Q 11/00",
"H04Q 11/0003",
"H04Q 11/0005",
"H04Q 11/0062",
"H04Q 11/0071",
"H04Q 2011/0037",
"H04Q 2011/0041",
"H04Q 2011/0052",
"H04Q 2011/0073",
"H04Q 2011/0079",
"H04Q 2011/0086",
"H04Q 2213/13523",
"H04Q 2213/13527",
"H04W 4/023",
"H04W 4/80",
"H05K 1/0203",
"H05K 1/181",
"H05K 13/0486",
"H05K 2201/066",
"H05K 2201/10121",
"H05K 2201/10159",
"H05K 2201/10189",
"H05K 5/0204",
"H05K 7/1418",
"H05K 7/1421",
"H05K 7/1422",
"H05K 7/1442",
"H05K 7/1447",
"H05K 7/1461",
"H05K 7/1485",
"H05K 7/1487",
"H05K 7/1489",
"H05K 7/1491",
"H05K 7/1492",
"H05K 7/1498",
"H05K 7/2039",
"H05K 7/20709",
"H05K 7/20727",
"H05K 7/20736",
"H05K 7/20745",
"H05K 7/20836",
"Y02D 10/00",
"Y02D 10/14",
"Y02D 10/151",
"Y02P 90/30",
"Y04S 10/50",
"Y04S 10/52",
"Y04S 10/54",
"Y10S 901/01",
"Y10S 901/30"
],
"ipc": [
"B25J 15/00",
"B65G 1/04",
"G02B 6/38",
"G02B 6/42",
"G02B 6/44",
"G05D 23/19",
"G05D 23/20",
"G06F 1/18",
"G06F 11/14",
"G06F 11/34",
"G06F 12/0862",
"G06F 12/0893",
"G06F 12/10",
"G06F 12/109",
"G06F 12/14",
"G06F 13/16",
"G06F 13/40",
"G06F 13/42",
"G06F 15/80",
"G06F 16/901",
"G06F 3/06",
"G06F 8/65",
"G06F 9/30",
"G06F 9/38",
"G06F 9/4401",
"G06F 9/50",
"G06F 9/54",
"G06Q 10/00",
"G06Q 10/06",
"G06Q 10/08",
"G06Q 50/04",
"G07C 5/00",
"G08C 17/02",
"G11C 11/56",
"G11C 14/00",
"G11C 5/02",
"G11C 5/06",
"G11C 7/10",
"H03M 7/30",
"H03M 7/40",
"H04B 10/25",
"H04L 12/24",
"H04L 12/26",
"H04L 12/28",
"H04L 12/751",
"H04L 12/781",
"H04L 12/811",
"H04L 12/851",
"H04L 12/911",
"H04L 12/919",
"H04L 12/927",
"H04L 12/931",
"H04L 12/933",
"H04L 12/939",
"H04L 12/947",
"H04L 29/06",
"H04L 29/08",
"H04L 29/12",
"H04L 9/06",
"H04L 9/14",
"H04L 9/32",
"H04Q 1/04",
"H04Q 11/00",
"H04W 4/02",
"H04W 4/80",
"H05K 1/02",
"H05K 1/18",
"H05K 13/04",
"H05K 5/02",
"H05K 7/14",
"H05K 7/20"
],
"assignees": [
"Intel Corp"
],
"inventors": [
"Mohan J. Kumar",
"Murugasamy K. Nachimuthu"
],
"filing_date": "2017-03-31",
"publication_date": "2020-04-07",
"grant_date": "2020-04-07",
"priority_date": "2016-07-22",
"application_number": "US-201715476915-A",
"family_id": "60804962",
"cited_by_count": 2,
"citations": [
"US20030004925A1",
"US20090204718A1",
"US8082400B1",
"US20130166820A1",
"US20150334867A1",
"US20150089100A1",
"US20150254088A1",
"US20160006808A1",
"US20160080482A1",
"US20180025315A1",
"US20170257970A1"
]
}
Record 2,225 of 8,000 in Patents full text (MLC-0201). Request the full dataset.