MLchartDataset catalogue

Patent · US9419018B2 · B2 · US

Semiconductor device and method for manufacturing the same

(11) Publication number
US9419018B2
(21) Application number
14/488,936
(22) Filing date
2014-09-17
(30) Priority date
2014-05-30
(43) Publication date
2016-08-16
(45) Date of grant
2016-08-16
(51) IPC
H01L 27/12; H01L 29/786; H10B 12/00; H10B 41/70; H10P 14/22; H10P 14/40; H01L 21/822
(52) CPC
  • H10D Inorganic electric semiconductor devices: 84/856, 30/6713, 30/6734, 30/6743, 30/6755, 30/6757, 84/038, 84/08, 86/021, 86/0221, 86/40, 86/411, 86/423, 86/441, 86/471, 86/60, 87/00, 88/00, 88/01
  • H01L Semiconductor devices; electric solid state devices not otherwise provided for: 21/8221, 27/1128, 27/1214, 27/1259, 29/7869
  • H10B Electronic memory devices: 20/20, 20/50
(73) Assignee
Semiconductor Energy Laboratory Co Ltd
(72) Inventors
Shinya Sasagawa; Hidekazu Miyairi; Shunpei Yamazaki; Motomu Kurata
(54) Title
Semiconductor device and method for manufacturing the same
(57) Abstract

A semiconductor device that occupies a small area and has a high degree of integration is provided. The semiconductor device includes a first insulating layer, a conductive layer, and a second insulating layer. The conductive layer is between the first insulating layer and the second insulating layer. The first insulating layer, the conductive layer, and the second insulating layer overlap with each other in a region. A contact plug penetrates the first insulating layer, the conductive layer, and the second insulating layer. In a depth direction from the second insulating layer to the first insulating layer, a diameter of the contact plug changes to a smaller value at an interface between the second insulating layer and the conductive layer.

Full text
View on Google Patents

Claims (12)

  1. A method for manufacturing a semiconductor device comprising the steps of: forming a conductive film over a first insulating layer; selectively etching the conductive film to form a conductive layer and a first opening penetrating the conductive layer; forming a second insulating layer over the conductive layer so that the second insulating layer covers the first opening; selectively etching the second insulating layer to form a second opening so as to etch the second insulating layer in the first opening, forming a semiconductor layer including a channel formation region of a transistor; forming a gate insulating layer over the semiconductor layer; and forming a gate electrode over the gate insulating layer, the gate electrode overlapping with the semiconductor layer, wherein the first opening and the second opening overlap with each other, and wherein the conductive layer is one of a source electrode and a drain electrode of the transistor, and the conductive layer is electrically connected to the semiconductor layer.
  2. The method according to claim 1, further comprising the step of: selectively etching the first insulating layer using the conductive layer as a mask.
  3. The method according to claim 1, further comprising the step of: forming a contact plug in the first opening and the second opening, the contact plug electrically connected to the conductive layer.
  4. The method according to claim 1, wherein a third opening is formed in the second insulating layer so that the third opening reaches the gate electrode in the step of selectively etching the second insulating layer.
  5. The method according to claim 1, wherein the semiconductor layer includes an oxide semiconductor.
  6. A method for manufacturing a semiconductor device comprising the steps of: forming a first transistor; forming a first insulating layer over the first transistor; forming a semiconductor layer of a second transistor over the first insulating layer; forming a conductive film over the first insulating layer; selectively etching the conductive film to form a source electrode of the second transistor, a drain electrode of the second transistor, and a first opening penetrating one of the source electrode and the drain electrode of the second transistor; forming a second insulating layer over the second transistor so that the second insulating layer covers the first opening; and selectively etching the first insulating layer to form a second opening reaching the first transistor, and selectively etching the second insulating layer to form a third opening so as to etch the second insulating layer in the first opening, wherein the first opening, the second opening, and the third opening overlap with one another.
  7. The method according to claim 6, further comprising the step of: forming a contact plug in the first opening, the second opening, and the third opening, the contact plug electrically connected to the one of the source electrode and the drain electrode of the second transistor.
  8. The method according to claim 6, wherein a fourth opening is formed in the second insulating layer so that the fourth opening reaches a gate electrode of the second transistor in the step of selectively etching the second insulating layer.
  9. The method according to claim 6, wherein a semiconductor layer of the first transistor includes silicon, and wherein the semiconductor layer of the second transistor includes an oxide semiconductor.
  10. The method according to claim 6, wherein the first transistor includes a gate, a source, and a drain, wherein the one of the source electrode and the drain electrode of the second transistor and one of the source and the drain of the first transistor overlap with each other, and wherein the second opening reaches the one of the source and the drain of the first transistor.
  11. The method according to claim 6, wherein the first transistor includes a gate, a source, and a drain, wherein the one of the source electrode and the drain electrode of the second transistor and the gate of the first transistor overlap with each other, and wherein the second opening reaches the gate of the first transistor.
  12. The method according to claim 6, wherein a fourth opening is formed in the semiconductor layer of the second transistor, and wherein the first opening and the fourth opening overlap with each other.

Description

One embodiment of the present invention relates to a semiconductor device including an oxide semiconductor.

Note that one embodiment of the present invention is not limited to the above technical field. The technical field of one embodiment of the present invention disclosed in this specification and the like relates to an object, a method, or a manufacturing method. In addition, one embodiment of the present invention relates to a process, a machine, manufacture, or a composition of matter. Specifically, examples of the technical field of one embodiment of the present invention disclosed in this specification include a semiconductor device, a display device, a liquid crystal display device, a light-emitting device, a lighting device, a power storage device, a memory device, an imaging device, a method for driving any of them, and a method for manufacturing any of them.

In this specification and the like, a semiconductor device generally means a device that can function by utilizing semiconductor characteristics. A transistor and a semiconductor circuit are embodiments of semiconductor devices. In some cases, a memory device, a display device, an imaging device, or an electronic device includes a semiconductor device.

A technique by which transistors are formed using semiconductor thin films formed over a substrate having an insulating surface has been attracting attention. The transistor is used in a wide range of electronic devices such as an integrated circuit (IC) or an image display device (also simply referred to as a display device).

Citations (159)

  • JPS60198861A
  • JPS63239117A
  • JPS63210023A
  • JPS63210024A
  • JPS63210022A
  • JPS63215519A
  • JPS63265818A
  • JPH05251705A
  • JPH08264794A
  • US5744864A
  • JPH11505377A
  • US5731856A
  • JP2000044236A
  • JP2000091423A
  • US6294274B1
  • JP2000150900A
  • US7064346B2
  • US6727522B1
  • US20010046027A1
  • JP2002076356A
  • US20020056838A1
  • US20020132454A1
  • JP2002289859A
  • JP2003086000A
  • JP2003086808A
  • US6563174B2
  • US7061014B2
  • US7323356B2
  • US7049190B2
  • US20040038446A1
  • US20030189401A1
  • US20030218222A1
  • US7501293B2
  • US7105868B2
  • JP2004103957A
  • US20040127038A1
  • US20060035452A1
  • JP2004273614A
  • JP2004273732A
  • US20040207089A1
  • WO2004114391A1
  • US20060244107A1
  • US20050017302A1
  • US20050199959A1
  • US20080254569A1
  • US7462862B2
  • US20090278122A1
  • US20090280600A1
  • US7297977B2
  • US7282782B2
  • US20060043377A1
  • US20070194379A1
  • US7211825B2
  • US7385224B2
  • US20080006877A1
  • US20060091793A1
  • US20060113539A1
  • US20060113565A1
  • US7453065B2
  • US20060113536A1
  • US20060113549A1
  • US20060108529A1
  • US20060110867A1
  • US20060108636A1
  • US20090073325A1
  • US20060169973A1
  • US20060170111A1
  • US20090152541A1
  • US20090134399A1
  • US20060197092A1
  • US20060208977A1
  • US20060231882A1
  • US20060228974A1
  • US20060238135A1
  • US20060284172A1
  • US7402506B2
  • US20060284171A1
  • US20060292777A1
  • US20070024187A1
  • US20070046191A1
  • US7468304B2
  • US20090114910A1
  • US7453087B2
  • US20070054507A1
  • US20070052025A1
  • US7732819B2
  • US7674650B2
  • US20070072439A1
  • JP2007096055A
  • JP2007123861A
  • US20070090365A1
  • US20070108446A1
  • US20070152217A1
  • US20090068773A1
  • US20080050595A1
  • US20070172591A1
  • US20070187760A1
  • US20070187678A1
  • US20070272922A1
  • US20070252928A1
  • US20070287296A1
  • US20080038882A1
  • US20080038929A1
  • US7411209B2
  • US20080073653A1
  • US20080106191A1
  • US20080083950A1
  • US20080128689A1
  • US20080129195A1
  • US20080166834A1
  • US20080182358A1
  • US20080224133A1
  • US20080237875A1
  • US20080258139A1
  • US20080258143A1
  • US20080258141A1
  • US20080258140A1
  • US20100109002A1
  • US20080296568A1
  • US20090050941A1
  • US20090152506A1
  • US20090294822A1
  • US8183630B2
  • JP2009302530A
  • US20100065844A1
  • US20100092800A1
  • US20110089417A1
  • US20110101351A1
  • JP2011120222A
  • US20110102018A1
  • WO2011052383A1
  • TW201134099A
  • US8570070B2
  • US20130147518A1
  • KR20120112412A
  • CN102687400A
  • US8207756B2
  • US20110114945A1
  • US20110176355A1
  • US8461586B2
  • KR20130043162A
  • TW201205781A
  • US8847326B2
  • US20120012837A1
  • CN103003934A
  • JP2012039101A
  • WO2012008304A1
  • US20120032730A1
  • JP2012257187A
  • JP2013102133A
  • TW201330231A
  • CN103022012A
  • KR20130031794A
  • US20130069132A1
  • JP2013207771A
  • US20140326992A1
  • US20140332800A1
  • US20150349127A1
  • US20150348909A1
Record as JSON
{
  "publication_number": "US9419018B2",
  "country": "US",
  "kind": "B2",
  "title": "Semiconductor device and method for manufacturing the same",
  "abstract": "A semiconductor device that occupies a small area and has a high degree of integration is provided. The semiconductor device includes a first insulating layer, a conductive layer, and a second insulating layer. The conductive layer is between the first insulating layer and the second insulating layer. The first insulating layer, the conductive layer, and the second insulating layer overlap with each other in a region. A contact plug penetrates the first insulating layer, the conductive layer, and the second insulating layer. In a depth direction from the second insulating layer to the first insulating layer, a diameter of the contact plug changes to a smaller value at an interface between the second insulating layer and the conductive layer.",
  "claims": [
    "1. A method for manufacturing a semiconductor device comprising the steps of: forming a conductive film over a first insulating layer; selectively etching the conductive film to form a conductive layer and a first opening penetrating the conductive layer; forming a second insulating layer over the conductive layer so that the second insulating layer covers the first opening; selectively etching the second insulating layer to form a second opening so as to etch the second insulating layer in the first opening, forming a semiconductor layer including a channel formation region of a transistor; forming a gate insulating layer over the semiconductor layer; and forming a gate electrode over the gate insulating layer, the gate electrode overlapping with the semiconductor layer, wherein the first opening and the second opening overlap with each other, and wherein the conductive layer is one of a source electrode and a drain electrode of the transistor, and the conductive layer is electrically connected to the semiconductor layer.",
    "2. The method according to claim 1, further comprising the step of: selectively etching the first insulating layer using the conductive layer as a mask.",
    "3. The method according to claim 1, further comprising the step of: forming a contact plug in the first opening and the second opening, the contact plug electrically connected to the conductive layer.",
    "4. The method according to claim 1, wherein a third opening is formed in the second insulating layer so that the third opening reaches the gate electrode in the step of selectively etching the second insulating layer.",
    "5. The method according to claim 1, wherein the semiconductor layer includes an oxide semiconductor.",
    "6. A method for manufacturing a semiconductor device comprising the steps of: forming a first transistor; forming a first insulating layer over the first transistor; forming a semiconductor layer of a second transistor over the first insulating layer; forming a conductive film over the first insulating layer; selectively etching the conductive film to form a source electrode of the second transistor, a drain electrode of the second transistor, and a first opening penetrating one of the source electrode and the drain electrode of the second transistor; forming a second insulating layer over the second transistor so that the second insulating layer covers the first opening; and selectively etching the first insulating layer to form a second opening reaching the first transistor, and selectively etching the second insulating layer to form a third opening so as to etch the second insulating layer in the first opening, wherein the first opening, the second opening, and the third opening overlap with one another.",
    "7. The method according to claim 6, further comprising the step of: forming a contact plug in the first opening, the second opening, and the third opening, the contact plug electrically connected to the one of the source electrode and the drain electrode of the second transistor.",
    "8. The method according to claim 6, wherein a fourth opening is formed in the second insulating layer so that the fourth opening reaches a gate electrode of the second transistor in the step of selectively etching the second insulating layer.",
    "9. The method according to claim 6, wherein a semiconductor layer of the first transistor includes silicon, and wherein the semiconductor layer of the second transistor includes an oxide semiconductor.",
    "10. The method according to claim 6, wherein the first transistor includes a gate, a source, and a drain, wherein the one of the source electrode and the drain electrode of the second transistor and one of the source and the drain of the first transistor overlap with each other, and wherein the second opening reaches the one of the source and the drain of the first transistor.",
    "11. The method according to claim 6, wherein the first transistor includes a gate, a source, and a drain, wherein the one of the source electrode and the drain electrode of the second transistor and the gate of the first transistor overlap with each other, and wherein the second opening reaches the gate of the first transistor.",
    "12. The method according to claim 6, wherein a fourth opening is formed in the semiconductor layer of the second transistor, and wherein the first opening and the fourth opening overlap with each other."
  ],
  "description_excerpt": "One embodiment of the present invention relates to a semiconductor device including an oxide semiconductor.\n\nNote that one embodiment of the present invention is not limited to the above technical field. The technical field of one embodiment of the present invention disclosed in this specification and the like relates to an object, a method, or a manufacturing method. In addition, one embodiment of the present invention relates to a process, a machine, manufacture, or a composition of matter. Specifically, examples of the technical field of one embodiment of the present invention disclosed in this specification include a semiconductor device, a display device, a liquid crystal display device, a light-emitting device, a lighting device, a power storage device, a memory device, an imaging device, a method for driving any of them, and a method for manufacturing any of them.\n\nIn this specification and the like, a semiconductor device generally means a device that can function by utilizing semiconductor characteristics. A transistor and a semiconductor circuit are embodiments of semiconductor devices. In some cases, a memory device, a display device, an imaging device, or an electronic device includes a semiconductor device.\n\nA technique by which transistors are formed using semiconductor thin films formed over a substrate having an insulating surface has been attracting attention. The transistor is used in a wide range of electronic devices such as an integrated circuit (IC) or an image display device (also simply referred to as a display device).",
  "cpc": [
    "H10D 84/856",
    "H01L 21/8221",
    "H01L 27/1128",
    "H01L 27/1214",
    "H01L 27/1259",
    "H01L 29/7869",
    "H10B 20/20",
    "H10B 20/50",
    "H10D 30/6713",
    "H10D 30/6734",
    "H10D 30/6743",
    "H10D 30/6755",
    "H10D 30/6757",
    "H10D 84/038",
    "H10D 84/08",
    "H10D 86/021",
    "H10D 86/0221",
    "H10D 86/40",
    "H10D 86/411",
    "H10D 86/423",
    "H10D 86/441",
    "H10D 86/471",
    "H10D 86/60",
    "H10D 87/00",
    "H10D 88/00",
    "H10D 88/01"
  ],
  "ipc": [
    "H01L 27/12",
    "H01L 29/786",
    "H10B 12/00",
    "H10B 41/70",
    "H10P 14/22",
    "H10P 14/40",
    "H01L 21/822"
  ],
  "assignees": [
    "Semiconductor Energy Laboratory Co Ltd"
  ],
  "inventors": [
    "Shinya Sasagawa",
    "Hidekazu Miyairi",
    "Shunpei Yamazaki",
    "Motomu Kurata"
  ],
  "filing_date": "2014-09-17",
  "publication_date": "2016-08-16",
  "grant_date": "2016-08-16",
  "priority_date": "2014-05-30",
  "application_number": "US-201414488936-A",
  "family_id": "54698365",
  "cited_by_count": 257,
  "citations": [
    "JPS60198861A",
    "JPS63239117A",
    "JPS63210023A",
    "JPS63210024A",
    "JPS63210022A",
    "JPS63215519A",
    "JPS63265818A",
    "JPH05251705A",
    "JPH08264794A",
    "US5744864A",
    "JPH11505377A",
    "US5731856A",
    "JP2000044236A",
    "JP2000091423A",
    "US6294274B1",
    "JP2000150900A",
    "US7064346B2",
    "US6727522B1",
    "US20010046027A1",
    "JP2002076356A",
    "US20020056838A1",
    "US20020132454A1",
    "JP2002289859A",
    "JP2003086000A",
    "JP2003086808A",
    "US6563174B2",
    "US7061014B2",
    "US7323356B2",
    "US7049190B2",
    "US20040038446A1",
    "US20030189401A1",
    "US20030218222A1",
    "US7501293B2",
    "US7105868B2",
    "JP2004103957A",
    "US20040127038A1",
    "US20060035452A1",
    "JP2004273614A",
    "JP2004273732A",
    "US20040207089A1",
    "WO2004114391A1",
    "US20060244107A1",
    "US20050017302A1",
    "US20050199959A1",
    "US20080254569A1",
    "US7462862B2",
    "US20090278122A1",
    "US20090280600A1",
    "US7297977B2",
    "US7282782B2",
    "US20060043377A1",
    "US20070194379A1",
    "US7211825B2",
    "US7385224B2",
    "US20080006877A1",
    "US20060091793A1",
    "US20060113539A1",
    "US20060113565A1",
    "US7453065B2",
    "US20060113536A1",
    "US20060113549A1",
    "US20060108529A1",
    "US20060110867A1",
    "US20060108636A1",
    "US20090073325A1",
    "US20060169973A1",
    "US20060170111A1",
    "US20090152541A1",
    "US20090134399A1",
    "US20060197092A1",
    "US20060208977A1",
    "US20060231882A1",
    "US20060228974A1",
    "US20060238135A1",
    "US20060284172A1",
    "US7402506B2",
    "US20060284171A1",
    "US20060292777A1",
    "US20070024187A1",
    "US20070046191A1",
    "US7468304B2",
    "US20090114910A1",
    "US7453087B2",
    "US20070054507A1",
    "US20070052025A1",
    "US7732819B2",
    "US7674650B2",
    "US20070072439A1",
    "JP2007096055A",
    "JP2007123861A",
    "US20070090365A1",
    "US20070108446A1",
    "US20070152217A1",
    "US20090068773A1",
    "US20080050595A1",
    "US20070172591A1",
    "US20070187760A1",
    "US20070187678A1",
    "US20070272922A1",
    "US20070252928A1",
    "US20070287296A1",
    "US20080038882A1",
    "US20080038929A1",
    "US7411209B2",
    "US20080073653A1",
    "US20080106191A1",
    "US20080083950A1",
    "US20080128689A1",
    "US20080129195A1",
    "US20080166834A1",
    "US20080182358A1",
    "US20080224133A1",
    "US20080237875A1",
    "US20080258139A1",
    "US20080258143A1",
    "US20080258141A1",
    "US20080258140A1",
    "US20100109002A1",
    "US20080296568A1",
    "US20090050941A1",
    "US20090152506A1",
    "US20090294822A1",
    "US8183630B2",
    "JP2009302530A",
    "US20100065844A1",
    "US20100092800A1",
    "US20110089417A1",
    "US20110101351A1",
    "JP2011120222A",
    "US20110102018A1",
    "WO2011052383A1",
    "TW201134099A",
    "US8570070B2",
    "US20130147518A1",
    "KR20120112412A",
    "CN102687400A",
    "US8207756B2",
    "US20110114945A1",
    "US20110176355A1",
    "US8461586B2",
    "KR20130043162A",
    "TW201205781A",
    "US8847326B2",
    "US20120012837A1",
    "CN103003934A",
    "JP2012039101A",
    "WO2012008304A1",
    "US20120032730A1",
    "JP2012257187A",
    "JP2013102133A",
    "TW201330231A",
    "CN103022012A",
    "KR20130031794A",
    "US20130069132A1",
    "JP2013207771A",
    "US20140326992A1",
    "US20140332800A1",
    "US20150349127A1",
    "US20150348909A1"
  ]
}

Record 4,657 of 8,000 in Patents full text (MLC-0201). Request the full dataset.